/*      $NetBSD: pccbbvar.h,v 1.41 2010/04/20 23:39:11 dyoung Exp $     */

/*
* Copyright (c) 1999 HAYAKAWA Koichi.  All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/

/* require sys/device.h */
/* require sys/queue.h */
/* require sys/callout.h */
/* require dev/ic/i82365reg.h */

#ifndef _DEV_PCI_PCCBBVAR_H_
#define _DEV_PCI_PCCBBVAR_H_

#include <sys/mutex.h>
#include <sys/condvar.h>

#define PCIC_FLAG_SOCKETP       0x0001
#define PCIC_FLAG_CARDP         0x0002

/* Chipset ID */
#define CB_UNKNOWN      0       /* NOT Cardbus-PCI bridge */
#define CB_TI113X       1       /* TI PCI1130/1131 */
#define CB_TI12XX       2       /* TI PCI12xx/14xx/44xx/15xx/45xx */
#define CB_RX5C47X      3       /* RICOH RX5C475/476/477 */
#define CB_RX5C46X      4       /* RICOH RX5C465/466/467 */
#define CB_TOPIC95      5       /* Toshiba ToPIC95 */
#define CB_TOPIC95B     6       /* Toshiba ToPIC95B */
#define CB_TOPIC97      7       /* Toshiba ToPIC97 */
#define CB_CIRRUS       8       /* Cirrus Logic CL-PD683X */
#define CB_TI125X       9       /* TI PCI1250/1251(B)/1450 */
#define CB_TI1420       10      /* TI PCI1420 */
#define CB_O2MICRO      11      /* O2 Micro 67xx/68xx/69xx */

struct pccbb_intrhand_list;

struct pccbb_win_chain {
       bus_addr_t wc_start;            /* Caution: region [start, end], */
       bus_addr_t wc_end;              /* instead of [start, end). */
       int wc_flags;
       bus_space_handle_t wc_handle;
       TAILQ_ENTRY(pccbb_win_chain) wc_list;
};
#define PCCBB_MEM_CACHABLE      1

TAILQ_HEAD(pccbb_win_chain_head, pccbb_win_chain);

struct pccbb_softc; /* forward */
struct pcic_handle {
       /* extracted from i82365var.h */
       int     memalloc;
       struct {
               bus_addr_t      addr;
               bus_size_t      size;
               long            offset;
               int             kind;
       } mem[PCIC_MEM_WINS];
       int     ioalloc;
       struct {
               bus_addr_t      addr;
               bus_size_t      size;
               int             width;
       } io[PCIC_IO_WINS];
};

struct pccbb_softc {
       device_t sc_dev;
       bus_space_tag_t sc_iot;
       bus_space_tag_t sc_memt;
       bus_dma_tag_t sc_dmat;

       rbus_tag_t sc_rbus_iot;         /* rbus for i/o donated from parent */
       rbus_tag_t sc_rbus_memt;        /* rbus for mem donated from parent */

       bus_space_tag_t sc_base_memt;
       bus_space_handle_t sc_base_memh;
       bus_size_t sc_base_size;

       struct callout sc_insert_ch;

       void *sc_ih;                    /* interrupt handler */
       struct pci_attach_args sc_pa;   /* copy of our attach args */
       u_int32_t sc_flags;
#define CBB_CARDEXIST   0x01
#define CBB_INSERTING   0x01000000
#define CBB_16BITCARD   0x04
#define CBB_32BITCARD   0x08
#define CBB_MEMHMAPPED  0x02000000
#define CBB_SPECMAPPED  0x04000000      /* "special" mapping */

       pci_chipset_tag_t sc_pc;
       pcitag_t sc_tag;
       int sc_chipset;                 /* chipset id */

       bus_addr_t sc_mem_start;        /* CardBus/PCMCIA memory start */
       bus_addr_t sc_mem_end;          /* CardBus/PCMCIA memory end */
       bus_addr_t sc_io_start;         /* CardBus/PCMCIA io start */
       bus_addr_t sc_io_end;           /* CardBus/PCMCIA io end */

       /* CardBus stuff */
       struct cardslot_softc *sc_csc;

       struct pccbb_win_chain_head sc_memwindow;
       struct pccbb_win_chain_head sc_iowindow;

       /* pcmcia stuff */
       struct pcic_handle sc_pcmcia_h;
       int sc_pcmcia_flags;
#define PCCBB_PCMCIA_IO_RELOC   0x01    /* IO addr relocatable stuff exists */
#define PCCBB_PCMCIA_MEM_32     0x02    /* 32-bit memory address ready */

       volatile int sc_pwrcycle;
       kcondvar_t sc_pwr_cv;
       kmutex_t sc_pwr_mtx;

       /* interrupt handler list on the bridge */
       LIST_HEAD(, pccbb_intrhand_list) sc_pil;
       /* can i call intr handler for child device? */
       bool sc_pil_intr_enable;
};

/*
* struct pccbb_intrhand_list holds interrupt handler and argument for
* child devices.
*/

struct pccbb_intrhand_list {
       int (*pil_func)(void *);
       void *pil_arg;
       ipl_cookie_t pil_icookie;
       LIST_ENTRY(pccbb_intrhand_list) pil_next;
};

void pccbb_intr_route(struct pccbb_softc *sc);


#endif /* _DEV_PCI_PCCBBREG_H_ */

You are viewing proxied material from ftp.icm.edu.pl. The copyright of proxied material belongs to its original authors. Any comments or complaints in relation to proxied material should be directed to the original authors of the content concerned. Please see the disclaimer for more details.