/*      $NetBSD: addcom_isa.c,v 1.23 2021/08/07 16:19:12 thorpej Exp $  */

/*
* Copyright (c) 2000 Michael Graff.  All rights reserved.
* Copyright (c) 1996 Christopher G. Demetriou.  All rights reserved.
* Copyright (c) 1995 Charles M. Hannum.  All rights reserved.
*
* This code is derived from public-domain software written by
* Roland McGrath, and information provided by David Muir Sharnoff.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
*    notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the distribution.
* 3. All advertising materials mentioning features or use of this software
*    must display the following acknowledgement:
*      This product includes software developed by Charles M. Hannum.
* 4. The name of the author may not be used to endorse or promote products
*    derived from this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
*/

/*
* This code was written and tested with the Addonics FlexPort 8S.
* It has 8 ports, using 16650-compatible chips, sharing a single
* interrupt.
*
* An interrupt status register exists at 0x240, according to the
* skimpy documentation supplied.  It doesn't change depending on
* io base address, so only one of these cards can ever be used at
* a time.
*
* This card is different from the boca or other cards in that ports
* 0..5 are from addresses 0x108..0x137, and 6..7 are from 0x200..0x20f,
* making a gap that the other cards do not have.
*
* The addresses which are documented are 0x108, 0x1108, 0x1d08, and
* 0x8508, for the base (port 0) address.
*
* --Michael <[email protected]> -- April 21, 2000
*/

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: addcom_isa.c,v 1.23 2021/08/07 16:19:12 thorpej Exp $");

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>
#include <sys/termios.h>

#include <sys/bus.h>
#include <sys/intr.h>

#include <dev/ic/comreg.h>
#include <dev/ic/comvar.h>

#include <dev/isa/isavar.h>
#include <dev/isa/com_multi.h>

#define NSLAVES 8

/*
* Grr.  This card always uses 0x420 for the status register, regardless
* of io base address.
*/
#define STATUS_IOADDR   0x420
#define STATUS_SIZE     8               /* May be bogus... */

struct addcom_softc {
       void *sc_ih;

       bus_space_tag_t sc_iot;
       int sc_iobase;

       int sc_alive;                   /* mask of slave units attached */
       void *sc_slaves[NSLAVES];       /* com device unit numbers */
       bus_space_handle_t sc_slaveioh[NSLAVES];
       bus_space_handle_t sc_statusioh;
};

#define SLAVE_IOBASE_OFFSET 0x108
static int slave_iobases[8] = {
       0x108,  /* port 0, base port */
       0x110,
       0x118,
       0x120,
       0x128,
       0x130,
       0x200,  /* port 7, note address skip... */
       0x208
};

int addcomprobe(device_t, cfdata_t, void *);
void addcomattach(device_t, device_t, void *);
int addcomintr(void *);

CFATTACH_DECL_NEW(addcom_isa, sizeof(struct addcom_softc),
   addcomprobe, addcomattach, NULL, NULL);

int
addcomprobe(device_t parent, cfdata_t self, void *aux)
{
       struct isa_attach_args *ia = aux;
       bus_space_tag_t iot = ia->ia_iot;
       bus_space_handle_t ioh;
       int i, iobase, rv = 1;

       /*
        * Do the normal com probe for the first UART and assume
        * its presence, and the ability to map the other UARTS,
        * means there is a multiport board there.
        * XXX Needs more robustness.
        */

       if (ia->ia_nio < 1)
               return (0);
       if (ia->ia_nirq < 1)
               return (0);

       if (ISA_DIRECT_CONFIG(ia))
               return (0);

       /* Disallow wildcarded i/o address. */
       if (ia->ia_io[0].ir_addr == ISA_UNKNOWN_PORT)
               return (0);
       if (ia->ia_irq[0].ir_irq == ISA_UNKNOWN_IRQ)
               return (0);

       iobase = ia->ia_io[0].ir_addr;

       /* if the first port is in use as console, then it. */
       if (com_is_console(iot, iobase, 0))
               goto checkmappings;

       if (bus_space_map(iot, iobase, COM_NPORTS, 0, &ioh)) {
               rv = 0;
               goto out;
       }
       rv = comprobe1(iot, ioh);
       bus_space_unmap(iot, ioh, COM_NPORTS);
       if (rv == 0)
               goto out;

checkmappings:
       for (i = 1; i < NSLAVES; i++) {
               iobase += slave_iobases[i] - slave_iobases[i - 1];

               if (com_is_console(iot, iobase, 0))
                       continue;

               if (bus_space_map(iot, iobase, COM_NPORTS, 0, &ioh)) {
                       rv = 0;
                       goto out;
               }
               bus_space_unmap(iot, ioh, COM_NPORTS);
       }

out:
       if (rv) {
               ia->ia_nio = 1;
               ia->ia_io[0].ir_size = NSLAVES * COM_NPORTS;

               ia->ia_nirq = 1;

               ia->ia_niomem = 0;
               ia->ia_ndrq = 0;
       }
       return (rv);
}

void
addcomattach(device_t parent, device_t self, void *aux)
{
       struct addcom_softc *sc = device_private(self);
       struct isa_attach_args *ia = aux;
       struct commulti_attach_args ca;
       bus_space_tag_t iot = ia->ia_iot;
       int i, iobase;

       printf("\n");

       sc->sc_iot = ia->ia_iot;
       sc->sc_iobase = ia->ia_io[0].ir_addr;

       if (bus_space_map(iot, STATUS_IOADDR, STATUS_SIZE,
                         0, &sc->sc_statusioh)) {
               aprint_error_dev(self, "can't map status space\n");
               return;
       }

       for (i = 0; i < NSLAVES; i++) {
               iobase = sc->sc_iobase
                       + slave_iobases[i]
                       - SLAVE_IOBASE_OFFSET;
               if (!com_is_console(iot, iobase, &sc->sc_slaveioh[i]) &&
                   bus_space_map(iot, iobase, COM_NPORTS, 0,
                                 &sc->sc_slaveioh[i])) {
                       aprint_error_dev(self,
                           "can't map i/o space for slave %d\n", i);
                       return;
               }
       }

       for (i = 0; i < NSLAVES; i++) {
               ca.ca_slave = i;
               ca.ca_iot = sc->sc_iot;
               ca.ca_ioh = sc->sc_slaveioh[i];
               ca.ca_iobase = sc->sc_iobase
                       + slave_iobases[i]
                       - SLAVE_IOBASE_OFFSET;
               ca.ca_noien = 0;

               sc->sc_slaves[i] = config_found(self, &ca, commultiprint,
                   CFARGS_NONE);
               if (sc->sc_slaves[i] != NULL)
                       sc->sc_alive |= 1 << i;
       }

       sc->sc_ih = isa_intr_establish(ia->ia_ic, ia->ia_irq[0].ir_irq,
           IST_EDGE, IPL_SERIAL, addcomintr, sc);
}

int
addcomintr(void *arg)
{
       struct addcom_softc *sc = arg;
       bus_space_tag_t iot = sc->sc_iot;
       int alive = sc->sc_alive;
       int bits;

       bits = bus_space_read_1(iot, sc->sc_statusioh, 0) & alive;
       if (bits == 0)
               return (0);

       for (;;) {
#define TRY(n) \
               if (bits & (1 << (n))) \
                       comintr(sc->sc_slaves[n]);
               TRY(0);
               TRY(1);
               TRY(2);
               TRY(3);
               TRY(4);
               TRY(5);
               TRY(6);
               TRY(7);
#undef TRY
               bits = bus_space_read_1(iot, sc->sc_statusioh, 0) & alive;
               if (bits == 0)
                       return (1);
       }
}