/*      $NetBSD: pciide_pnpbios.c,v 1.35 2023/12/20 15:00:08 thorpej Exp $      */

/*
* Copyright (c) 1999 Soren S. Jorvang.  All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
*    notice, this list of conditions, and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
*    notice, this list of conditions and the following disclaimer in the
*    documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
* SUCH DAMAGE.
*/

/*
* Handle the weird "almost PCI" IDE on Toshiba Porteges.
*/

#include <sys/cdefs.h>
__KERNEL_RCSID(0, "$NetBSD: pciide_pnpbios.c,v 1.35 2023/12/20 15:00:08 thorpej Exp $");

#include <sys/param.h>
#include <sys/systm.h>
#include <sys/device.h>

#include <sys/bus.h>

#include <dev/ic/wdcreg.h>
#include <dev/isa/isavar.h>
#include <dev/isa/isadmavar.h>

#include <i386/pnpbios/pnpbiosvar.h>

#include <dev/pci/pcireg.h>
#include <dev/pci/pcivar.h>
#include <dev/pci/pcidevs.h>

#include <dev/pci/pciidereg.h>
#include <dev/pci/pciidevar.h>

static int      pciide_pnpbios_match(device_t, cfdata_t, void *);
static void     pciide_pnpbios_attach(device_t, device_t, void *);

extern void     pciide_channel_dma_setup(struct pciide_channel *);
extern int      pciide_dma_init(void *, int, int, void *, size_t, int);
extern void     pciide_dma_start(void *, int, int);
extern int      pciide_dma_finish(void *, int, int, int);
extern int      pciide_compat_intr (void *);

CFATTACH_DECL_NEW(pciide_pnpbios, sizeof(struct pciide_softc),
   pciide_pnpbios_match, pciide_pnpbios_attach, NULL, NULL);

int
pciide_pnpbios_match(device_t parent, cfdata_t match, void *aux)
{
       struct pnpbiosdev_attach_args *aa = aux;

       if (strcmp(aa->idstr, "TOS7300") == 0)
               return 1;

       return 0;
}

void
pciide_pnpbios_attach(device_t parent, device_t self, void *aux)
{
       struct pciide_softc *sc = device_private(self);
       struct pnpbiosdev_attach_args *aa = aux;
       struct pciide_channel *cp;
       struct ata_channel *wdc_cp;
       struct wdc_regs *wdr;
       bus_space_tag_t compat_iot;
       bus_space_handle_t cmd_baseioh, ctl_ioh;
       int i, drive, size;
       uint8_t idedma_ctl;

       sc->sc_wdcdev.sc_atac.atac_dev = self;

       aprint_naive(": disk controller\n");
       aprint_normal("\n");
       pnpbios_print_devres(self, aa);

       aprint_normal_dev(self, "Toshiba Extended IDE Controller\n");

       if (pnpbios_io_map(aa->pbt, aa->resc, 2, &sc->sc_dma_iot,
           &sc->sc_dma_ioh) != 0) {
               aprint_error_dev(self, "unable to map DMA registers\n");
               return;
       }
       if (pnpbios_io_map(aa->pbt, aa->resc, 0, &compat_iot,
           &cmd_baseioh) != 0) {
               aprint_error_dev(self, "unable to map command registers\n");
               return;
       }
       if (pnpbios_io_map(aa->pbt, aa->resc, 1, &compat_iot,
           &ctl_ioh) != 0) {
               aprint_error_dev(self, "unable to map control register\n");
               return;
       }

       sc->sc_dmat = &pci_bus_dma_tag;

       cp = &sc->pciide_channels[0];
       sc->wdc_chanarray[0] = &cp->ata_channel;
       cp->ata_channel.ch_channel = 0;
       cp->ata_channel.ch_atac = &sc->sc_wdcdev.sc_atac;

       sc->sc_dma_ok = 1;
       for (i = 0; i < IDEDMA_NREGS; i++) {
               size = 4;
               if (size > (IDEDMA_SCH_OFFSET - i))
                       size = IDEDMA_SCH_OFFSET - i;
               if (bus_space_subregion(sc->sc_dma_iot, sc->sc_dma_ioh,
                   i, size, &cp->dma_iohs[i]) != 0) {
                       aprint_error_dev(self, "can't subregion offset %d "
                           "size %lu", i, (u_long)size);
                       return;
               }
       }
       sc->sc_dma_maxsegsz = IDEDMA_BYTE_COUNT_MAX;
       sc->sc_dma_boundary = IDEDMA_BYTE_COUNT_ALIGN;
       sc->sc_wdcdev.dma_arg = sc;
       sc->sc_wdcdev.dma_init = pciide_dma_init;
       sc->sc_wdcdev.dma_start = pciide_dma_start;
       sc->sc_wdcdev.dma_finish = pciide_dma_finish;
       sc->sc_wdcdev.irqack = pciide_irqack;
       sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DMA;
       sc->sc_wdcdev.sc_atac.atac_channels = sc->wdc_chanarray;
       sc->sc_wdcdev.sc_atac.atac_nchannels = 1;
       sc->sc_wdcdev.wdc_maxdrives = 2;
       sc->sc_wdcdev.sc_atac.atac_cap |= ATAC_CAP_DATA16 | ATAC_CAP_DATA32;
       sc->sc_wdcdev.sc_atac.atac_pio_cap = 0;
       sc->sc_wdcdev.sc_atac.atac_dma_cap = 0;         /* XXX */
       sc->sc_wdcdev.sc_atac.atac_udma_cap = 0;        /* XXX */

       wdc_allocate_regs(&sc->sc_wdcdev);

       wdc_cp = &cp->ata_channel;
       wdr = CHAN_TO_WDC_REGS(wdc_cp);
       wdr->cmd_iot = compat_iot;
       wdr->cmd_baseioh = cmd_baseioh;

       for (i = 0; i < WDC_NREG; i++) {
               if (bus_space_subregion(wdr->cmd_iot, wdr->cmd_baseioh, i,
                   i == 0 ? 4 : 1, &wdr->cmd_iohs[i]) != 0) {
                           aprint_error_dev(self, "unable to subregion "
                               "control register\n");
                           return;
               }
       }
       wdc_init_shadow_regs(wdr);

       wdr->ctl_iot = wdr->data32iot = compat_iot;
       wdr->ctl_ioh = wdr->data32ioh = ctl_ioh;

       cp->compat = 1;

       cp->ih = pnpbios_intr_establish(aa->pbt, aa->resc, 0, IPL_BIO,
                                       pciide_compat_intr, cp);

       wdcattach(wdc_cp);

       idedma_ctl = 0;
       for (drive = 0; drive < cp->ata_channel.ch_ndrives; drive++) {
               /*
                * we have not probed the drives yet,
                * allocate resources for all of them.
                */
               if (pciide_dma_table_setup(sc, 0, drive) != 0) {
                       /* Abort DMA setup */
                       aprint_error(
                           "%s:%d:%d: can't allocate DMA maps, "
                           "using PIO transfers\n",
                           device_xname(self), 0, drive);
                       sc->sc_dma_ok = 0;
                       sc->sc_wdcdev.sc_atac.atac_cap &= ~ATAC_CAP_DMA;
                       sc->sc_wdcdev.irqack = NULL;
                       idedma_ctl = 0;
                       break;
               }
               idedma_ctl |= IDEDMA_CTL_DRV_DMA(drive);
       }
       if (idedma_ctl != 0) {
               /* Add software bits in status register */
               bus_space_write_1(sc->sc_dma_iot,
                   cp->dma_iohs[IDEDMA_CTL], 0, idedma_ctl);
       }
}

You are viewing proxied material from ftp.icm.edu.pl. The copyright of proxied material belongs to its original authors. Any comments or complaints in relation to proxied material should be directed to the original authors of the content concerned. Please see the disclaimer for more details.